FPGA Senior Engineer

ARQUIMEA
ARQUIMEA
MadridPresencialCompetitivoPublicado hace 6 mesesRemoto: Híbrido
🇬🇧Inglés requeridoIngeniería

Anuncio original

ARQUIMEA, we are a technology company operating globally, offering innovative solutions and products in highly demanding sectors.

Our main areas of activity are Aerospace, Defense & Security, Big Science, and Fintech.

We are looking for a Digital Hardware / FPGA Design Engineer with solid experience in the design and verification of digital circuits for FPGAs, ASICs and SoC devices.

The successful candidate will be responsible for the specification, architecture, implementation and verification of digital hardware for embedded systems in space and defense applications, ensuring performance, reliability and compliance with applicable standards.

Main Functions

  • Work in a multidisciplinary team developing FPGA IP cores, ASICs, standard ICs and associated software for space and defense programs.

  • Define the architecture of digital integrated circuits, Systems-on-Chip (SoCs) and FPGA IPs, including feasibility analyses and design trade-offs.

  • Perform front-end design and verification of digital microelectronic modules at RTL level, from requirements capture to sign-off.

  • Model and simulate complete solutions to evaluate and optimize digital circuits.

  • Plan, execute and document verification, testing and debugging activities on FPGA prototypes.

  • Participate in the analysis and specification of digital subsystems and lead or contribute to design reviews.

  • Collaborate with validation and test teams during bring-up and qualification of ICs and IP blocks.

  • Define the FW/SW architecture for SoCs embedded in FPGAs and coordinate its integration with the digital hardware.

  • Create and maintain clear, accurate and comprehensive technical and project documentation.

  • Analyze alternative technical solutions using quantitative metrics and support technical decision-making

Education and Required Competencies

  • Degree in Electrical / Electronic Engineering, Telecommunications Engineering or Physics.

  • Master's degree and/or PhD in a related field will be valued.

  • Solid academic background in digital circuit design and FPGA-based systems.

  • At least 5 years of professional experience in digital hardware / FPGA design, preferably in space, aerospace, defense or other high-reliability sectors.

  • Proficient in English (written and spoken). Spanish is a plus.

  • Open-minded and ready to be challenged in a fast-paced, multidisciplinary and multinational environment.

  • Eligible to work in the EU and able to travel to the US when required.

  • Eligible to obtain a security clearance from the Spanish Ministry of Defense.

Specific Knowledge and Skills

  • Solid experience in HDL front-end design (VHDL and/or Verilog).

  • Hands-on experience with FPGA design tools (e.g. Xilinx Vivado; HDL Author or similar).

  • Strong understanding of digital design principles, including logic design, state machines and data paths.

  • Proficiency in using simulation and verification tools to evaluate digital designs (e.g. ModelSim, Questa).

  • Strong background in verification activities (testbenches, functional coverage, regression testing, etc.).

  • Knowledge of computer architectures for SoC integration, in particular ARM, RISC-V and MicroBlaze.

  • Experience preparing specifications and test plans for FPGAs, including architecture design and functional allocation between software and FPGAs.

  • Experience with revision control tools (e.g. Git).

  • Knowledge of MIL-STD and ECSS standards applicable to firmware/software development

Preferred Additional Experience

  • Experience in digital ASIC design.

  • Work experience with Matlab and/or other high-level modelling languages.

  • Experience or knowledge in cryptographic implementations and hardware security, including side-channel analysis and/or fault-injection techniques.

  • Experience automating unit, integration and HIL testing and setting up CI/CD pipelines.

  • Hands-on experience with laboratory electronic hardware and instrumentation.

  • Experience in back-end / physical design of digital ASICs and FPGAs, including Synopsys and/or Cadence digital implementation tools.

  • Hands-on experience in embedded processor programming (C and assembly).

  • Experience with communication interfaces such as Ethernet, MIL-STD-1553, CAN and SpaceWire.

  • Experience in reliability and radiation-effects mitigation techniques for space applications.

  • Ability to lead a small technical team or work package when needed

The position is based at our offices in Madrid city, located at Calle Serrano Galvache, 56.

We are looking for curious, creative, determined, and collaborative people - individuals who are eager to make things happen and unafraid to take on challenges that contribute to improving the society we live in.

Think Big, Do the Job & Enjoy Life

En ARQUIMEA valoramos la diversidad y la inclusión. No discriminamos por motivos de raza, color, religión, género, orientación sexual, identidad de género, nacionalidad, edad, discapacidad u otros factores protegidos por la ley. Todos los candidatos serán considerados en igualdad de condiciones en base a sus habilidades y experiencia.

Técnico/a de Almacén (Sector Espacial)

Torrejón de Ardoz
1d

Presales Junior – Soluciones Tecnológicas y Defensa

Torrejón de Ardoz
2d

Laboratory Intership

San Cristóbal de La Laguna
5d

Técnico de proyectos de I+D+i

Santa Cruz de Tenerife
5d

Tornero/a CNC

Torrejón de Ardoz
1sem

Metal Additive Manufacturing Research Lead

San Cristóbal de La Laguna
1sem

Copy of Técnico/a de Calidad (Sector Espacial)

Torrejón de Ardoz
1sem

Ingeniero/a de Calidad (proyectos de desarrollo)

Torrejón de Ardoz
1sem

Payload Systems Engineer – Satellite Communications

Torrejón de Ardoz
2sem

Senior Mechanical Engineer

Madrid
3sem

Senior Systems Engineer

Madrid
4sem

Responsable de Proyectos | Infraestructura civil y urbanización

Madrid, (Hybrid)
1d

Tunnelling & Geotechnical Modelling Engineer

Madrid, (Hybrid)
1d

Process Engineer

Granollers
2d

Process Engineering Trainee

Rubí
2d

Jefe/a Proyecto QA

Madrid
2d

Operador/a sistemas 24x7 Madrid

Madrid
2d

Jigs and Tools Engineer (Temp Agency)

Cadiz Area
2d

Quality material and NDT (NDT L2 Q Performer) - S19

Illescas
2d

Work Preparation Process Engineer HTP SA

Getafe Area
2d

Operations Engineer

Bilbao, Torre Iberdrola
2d

Presales Junior – Soluciones Tecnológicas y Defensa

Torrejón de Ardoz
2d

Programa Universitario 2026 RRHH y Marketing

España, MADRID, ES
Nuevo

Reponedor/a - Cajero/a-Vicálvaro 30h/Rotativo

Madrid
Nuevo

Profesional en formación para carnicería, charcutería y pescadería-Rivas-Vaciamadrid 20h/Fs

Rivas-vaciamadrid
Nuevo

Cajero/a-Reponedor/a-Rivas-Vaciamadrid 30h/Rotativo

Rivas-vaciamadrid
Nuevo

People & Culture Manager

HOXTON MADRID, Madrid
Nuevo

Recepcionista Polivalente Ibis Madrid Norte Las Tablas

ibis Madrid Norte Las Tablas (Apertura agosto 2025), Madrid
Nuevo

Key Account MICE & Corporate- Novotel Campo de las Naciones

Novotel Madrid Campo de las Naciones, Madrid
Nuevo

Responsable de Proyectos | Infraestructura civil y urbanización

Madrid, (Hybrid)
1d

Underwriting Manager Construction, Spain

MADRID
1d

Supervisor/a de preparación 16:00 a 00:30 (Domingo-Viernes) ALDI Pinto

Pinto, Madrid Province
1d

Tunnelling & Geotechnical Modelling Engineer

Madrid, (Hybrid)
1d

Candidatura gestionada por ARQUIMEA